Prodigy Logic Analyzer for Embedded Interfaces

Logic Analyzer for Embedded Interfaces enables protocol Analysis and system-level debugging for I2C, SPI, UART, I3C, SPMI, CAN/CAN FD and RFFD

€1,399.00*

In Stock, Delivery time: 1 - 3 days

Further information
Request a quote
Paypal-icon
Mastercard-icon
visa-icon
klarna-icon
Sepa-lastschrift-icon
invoice-icon
Product number: PGY-LA-EMBD
Manufacturer: Prodigy

Description

PGY-LA-EMBD is an industry-first logic analyzer in its category which enables engineers to debug timing problems and perform simultaneous protocol analysis of I2C, SPI, UART, I3C, SPMI, CAN/CAN FD, and RFFE in embedded designs. This enables designers to debug circuit-level and system-level problems quickly.

PGY-LA-EMBD offers 1GS/Sec asynchronous (timing) data and 100Mhz synchronous (state) data capture which makes it an ideal debug tool to address digital design problems. Designers can now easily analyze setup and hold time issues, glitches, and synchronous data activities apart from analyzing protocol issues.
Current generation embedded designers need to collect data from multiple interfaces such as I2C, SPI, UART, I3C, SPMI, CAN/CAN FD, and RFFE and process it to achieve optimal performance of their designs. Embedded design teams need to take timely action to meet the intended objectives of the product. PGY-LA-EMBD simultaneously decodes I2C, SPI, UART, I3C, SPMI, CAN/CAN FD, and RFFE bus and displays the protocol activity with timestamp information. PGY-LA-EMBD is an ideal instrument to debug hardware and embedded software integration issues and optimize software performance.
Multiple markers enable smart delta measurements which are key to designers. Zoom enables users to look at specific areas of the signal.

Features Logic Analyzer

  • 16 channels with Protocol and Logic Analysis capability.
  • 1GS/Sec Timing (Asynchronous) Analysis
  • 100MHz State (Synchronous) Analysis
  • Simultaneous Protocol Analysis of I2C- SPI-UART-I3C-SPMI, CAN/CAN FD,  and RFFE.
  • Detailed Trigger capabilities: Auto, Pattern, Protocol awareness (I2C, SPI, UART, I3C, SPMI, CAN/CAN FD, RFFE), and Timing (Pulse Width and Delay Trigger).
  • Smart streaming of data from Protocol. Analyzer to host computer for long-duration capture using USB3.0 interface.
  • Innovative easy-to-use Graphic user interface.
  • Error Analysis of Protocol packet
  • Provides timing, waveform, listing, and Protocol listing views
  • Detailed filtering capability for protocol-decoded data
  • PDF and CSV report format.
  • API support.

Easy Configuration

I2C SPI Protocol Analyzer and Exerciser Multidomain

Users can easily configure the Logic Analyzer for embedded interfaces by either selecting Logic Analysis(LA) mode or Protocol Analysis (PA) mode or a combined (LA+PA) mode. This ensures a quick and easy way to configure the product and look at complex problems at the system level either in Logic Analysis (State Analysis, Timing Analysis), or Protocol decoding, or both. Save and Recall capability ensures designers can recall their custom setup details.

Multiple domain Views provide the necessary complete view of all supported interfaces’ state, timing and protocol activity. Users can easily set up the analyzer to view timing, logic, and protocol decode views to enable easy insights into the design. Users can set different trigger conditions from the setup menu to capture timing and protocol activity at specific events. The decoded results can be viewed in the timing, logic, and protocol listing window with autocorrelation. This comprehensive view of information makes it the industry’s best, offering an easy-to-use solution to debug the embedded interfaces protocol activity and analyze timing issues. Multiple cursors help designers to look into details of their design performance.

Timing View

Timing view is a unique capability of the PGY-LA-EMBD which enables designers to get detailed insights into their signals’ timing information. The timing view uses an internal clock signal to plot the waveform. The flexible sampling rate selection enables designers to investigate Glitches that can cause issues in the functioning of their designs. The grouping feature enables designers to group various related signals for better viewing and analysis. Marker and Zoom features make it convenient to analyze any timing errors. The ability to analyze any point in the captured data record ensures easy debugging and analysis over a long capture duration.

I2C SPI Protocol Analyzer and Exerciser exerciser view
 

State View/Waveform Listing View

I2C SPI Protocol Analyzer and Exerciser timing
 
State view helps designers to see the actual signal behavior. Using the device clock as a reference, it provides the plot of the clock and data signals with a bus diagram. Grouping of signals ensures designers have the flexibility to view signals together. All signals are time-correlated to help look into setup and hold times, pulse width, missing data, etc. which are very critical for digital designs as designers look to optimize their codes.

Protocol Decode View

The protocol Activity window provides the decoded packet information in each state and all packet details with error info in the packets. This gives system-level insight to the design teams. The individual protocol decodes windows based on selected interfaces ensuring easy viewability for design teams. The selected frame in the Protocol listing window will be autocorrelated in the timing view to view the timing information of the packet. Protocol errors will be highlighted to ensure designers are alerted to the same easily.

I2C SPI Protocol Analyzer and Exerciser powerful trigger capabilities

Powerful Trigger Capabilities

I2C SPI Protocol Analyzer and Exerciser timing
 
PGY-LA-EMBD supports Auto, pattern, Protocol awareness, and timing parameter trigger capabilities. Users can trigger any of the Protocol packets. Comprehensive Trigger provides the flexibility to monitor different conditions.

Report

The report can be generated in PDF or CSV format with details of all the signal information, plots, and custom details like the name of the company, logo, tester name, date, and time to ensure designers can document all details and share the report.

I2C SPI Protocol Analyzer and Exerciser powerful trigger capabilities

Warranty

Hardware and software are covered by a one-year warranty. Probes are covered by a three-month warranty for all manufacturing defects

Productvideo

16-Channel Logic Analyzer for Embedded Interfaces
I2C SPI Protocol Analyzer
What is a Logic Analyzer?

Technical Data

SpecificationPGY-LA EMBD-Logic Analyzer for embedded interfaces Product
No of Channels16 Logic Channels
State Speed1GS/s (Asynchronous Capture)
Timing SpeedSolder Down Active Probes
Number of state clock supportTwo, Flexibility to sample on rising or falling edge
Record LengthSmart Continuous streaming of data to HDD/SSD of host computer
Voltage Level Support0 to 5V with Flexibility to define logic threshold
Waveform PlotPlots waveforms with flexible configurable bus diagram
Listing ViewList all the data samples at each sampling point
Trigger for LAPattern Trigger, Pulse width trigger, Delay trigger
Protocol Decode SupportI2C, SPI, UART, I3C, SPMI, CAN/CAN FD, RFFE
Simultaneous decoding of I2C, SPI, UARTYes, Connect I2C, SPI and UART bus to Logic Analyzer. Simultaneously captures the bus data and displays it in time correlated view with corresponding time waveforms.
Protocol View with timing view (PA+LA)Displays the protocol decoded data with high sample rate and timing waveform at the same time
API SupportSupport for Automation of Operation using Python and C++
Connector typeFlying Lead Probe with Female Connectors #16 Micro Grabber Test Clips as Optional Accessories
External TriggersTrigger Out SMA Connector
MarkersSix, with delta information between two markers.
ViewsTiming View
State/Logic/Waveform Listing View
Protocol View
Bus-Diagram to display Protocol packets with timing diagram plot Auto Trigger – Default (Trigger on any packet)
Protocol TriggerPattern Trigger Protocol Aware Trigger-
UART: Start bit, Parity Bit, Data
SPI: MOSI Data, MISO data
I2C: START bit, Address, Data, Address plus Data, ACK, NACK, Repeated START, STOP bit Timing parameter trigger: Pulse width (Positive or Negative) Delay Trigger.
Capture durationSmart streaming of Protocol Data to host HDD/SSD.
ReportReport Generation in PDF and CSV format
Host ConnectivityUSB 3.0 Type-C
Dimensions115mmx90mmx25mm
Weight300g

Exerciser - Analyzer

100BASET1 Automotive Ethernet Protokoll analysator 100BASE-T1 Automotive Ethernet Protocol Analyzer
100BASE-T1 Automotive Ethernet Protocol Analyzer
PGY-100BASE-T1-PA
100BASE-T1 Automotive Ethernet Protocol Analyzer with long capture sequence and API support and multiple levels of triggers.

Price on request

SPMI Protocol-Exerciser-and-AnalyzerPGY-SPMI-EX-PD-SPMI-Protocol-Exerciser-and-Analyzer Product-Setup
SPMI Protocol Analyzer and Exerciser
PGY-SPMI-EX-PD
SPMI Protocol Analyzer and Exerciser allow decoding and analyzing the SPMI protocol and debugging the SPMI protocol.

Price on request

I2C SPI Protocol Analyzer and ExerciserI2C SPI Protocol Analyzer and Exerciser exerciser view
I2C/SPI Exerciser and Protocol Analyzer
PGY-I2C/SPI-EX-PD
I2C Protocol Analyzer and SPI Protocol Analyzer with long capture sequence and API support and multiple level of triggers.

Price on request

PGY-I3C-EX-PD I3C Protocol-Analyzer Product Picture 800
I3C Protocol Analyzer and Exerciser
PGY-I3C-EX-PD
The I3C Protocol Analyzer and Exerciser allow decoding and analyzing the I3C protocol and debugging of the I3C protocol.

Price on request

I3C Protocol Analyzer and Exerciser (Light)
I3C Protocol Analyzer and Exerciser (Light)
PGY-I3C-EX-PD-Lite
The I3C Protocol Analyzer and Exerciser allow decoding and analyzing the I3C protocol and debugging of the I3C protocol.

Price on request

PGY JTAG EX PD JTAG Protocol Exerciser and AnalyzerJTAG Protocol Exerciser and Analyzer Multi View
JTAG Protocol Exerciser and Analyzer
PGY-JTAG-EX-PD
Test your JTAG designs and configure master/slave, generate JTAG traffic and decode the JTAG protocol.

Price on request

PCIe Gen3/4 Protocol AnalyzerPCIe Gen3/4 Protocol Analyzer
PCIe Gen3/4 Protocol Analyzer
PGY-PCIeGen3/4-PA
PCIe Protocol Analyzer provides protocol analysis up to PCIe Gen4. You can easily capture and record traces at 2.5, 5.0, 8 and 16GT/s on specific events.

Price on request

PMBus Protocol Exerciser and Analyzer
PMBus Protocol Exerciser and Analyzer
PGY-PM-Bus-EX-PD
PMBus Protocol Analyzer has multiple features to capture and debug communication in the DUT.

Price on request

QSPI Protocol Analyzer and Exerciser Product
QSPI Exerciser and Protocol Analyzer
PGY-QSPI-EX-PD
Test your QSPI designs effectively! Configure master/slave, generate QSPI traffic and decode the QSPI protocol.

Price on request

RFFE Protocol Exerciser and AnalyzerRFFE Protocol Exerciser and Analyzer
RFFE Protocol Exerciser and Analyzer
PGY-RFFE-EX-PD
Test your RFFE designs effectively! Configure master/slave, generate RFFE traffic and decode the RFFE protocol.

Price on request

SMBus Protocol Exerciser and Analyzer
SMBus Protocol Exerciser and Analyzer
PGY-SM-Bus-EX-PD
SMBus Protocol Analyzer (PGY-SMBus-EX-PD) has multiple features to capture and debug communication in the DUT.

Price on request

SMI (MDIO) Protocol Exerciser & Analysator
SMI (MDIO) Protocol Exerciser & Analysator
PGY-SMI-EX-PD
SMI (MDIO) Protocol Analyzer and Exerciser allow decoding and analyzing the SMI protocol and debugging the SMI protocol.

Price on request

UART Protocol Exerciser and Analyzer
UART Protocol Exerciser and Analyzer
PGY-UART-EX-PD
UART Protocol Analyzer has multiple features to capture and debug communication in the DUT.

Price on request